Verification Engineer III (38574-1)

Verification Engineer III (38574-1)

Summary:The main function of the Verification Engineer is to work with a group of engineers to drive end to end ownership of all verification tasks, ensuring that Meta’s IP, Subsystems and SoC’s highest quality and reliability standards are met. In this role it is expected that the engineer will use strong collaboration skills across internal and external partners to identify, define and drive to closure all verification requirements. Additionally it is expected that the engineer should use their verification skills to define verification requirements, create test cases, design and implement the testing infrastructure, execute test development, and drive coverage closure and reporting for the new product designs.Job Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verificationDevelop functional tests based on verification test planDrive Design Verification to closure based on defined verification metrics on test plan, functional and code coverageDebug, root-cause and resolve functional failures in the design, partnering with the Design, Firmware and Architecture teamsCollaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design qualityDevelop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industryRequired Skills/Experience:7+ years experience working on IP/SS/SoC verification using UVM / SV based testbenches (must have)3+ years developing HW/SW co-design based tests (writing C code to run on internal MCUs in parallel with SV TB) (must have)3+ years GLS (Gate Level Simulations) experience (must have)Enabling gate level simulations and power aware gate level simulations in a System Verilog testbench. Extensive experience running GLS, GLS w/SDF, power aware GLS and debugging complex X-propagation and timing issues on interfaces 3+ years working on externally sourced VIPs (eMMC, UART, SPMI, I2C/I3C, etc) (nice to have)Experience owning an IP end to end (testplan creation, TB and test development, coverage closure) (nice to have)Experience in one or more of the following areas along with functional verification – SV Assertions, Formal, Emulation, Power AwareExperience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environmentsExperience in architecting and implementing Design Verification infrastructure and executing the full verification cycleEducation/Experience:Bachelors degree in Electrical Engineering, Computer Science or equivalent experience

No Comments

Sorry, the comment form is closed at this time.